Abstract-This paper reports on hot electron (HE) degradation of 0.25-m Al0:25Ga0:75As/In0:2Ga0:8As/GaAs PHEMT's by showing the effects of the hot electron stress on both the dc and rf characteristics. The changes of dc and rf behavior after stress turn out to be strongly correlated. Both can be attributed to a decrease of the threshold voltage yielding different effects on the device gain depending on the bias point chosen for device operation and on the bias circuit adopted: a fixed current bias scheme will minimize the changes induced by the stress. The work also presents a study of the dependence of device degradation on the stress bias condition.
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I. INTRODUCTION
G ALLIUM ARSENIDE (GaAs)-based pseudomorphic HEMT's (PHEMT's) are the fastest commercially available 3-terminal devices to date, and a large number of interesting applications-both low-noise [1] , [2] and power [3] - [6] -has recently been reported in the open literature.
On the reliability front, for a few years, researchers concentrated their efforts on high-temperature storage or life test stressing (see, for instance [7] ), and only recently did the attention shift toward room-temperature, high drain bias stress experiments designed to study possible hot electron (HE)-related instabilities. The short gate necessary for microwave or millimeter-wave operation and the low bandgap energy of the InGaAs channel indeed make electron heating and impact ionization an issue the designer must take into consideration to achieve proper operation and long life of PHEMT devices and MMIC's. In particular, it was reported that, as a consequence of hot electron stressing, the PHEMT dc characteristics may show transconductance compression [8] , threshold voltage instability [9] - [11] , breakdown walkout [11] - [13] , and "power slump" [14] . These effects were generally attributed to trap creation and/or charge accumulation under the gate or at the interface between semiconductor and passivation in the gatedrain region. Off-state, high drain-gate bias stress experiments were carried out as well [15] , [16] with similar results. However, as far as the rf effects of such stress conditions are concerned, very limited data are available in the literature. The published works generally focused on high power devices, therefore no indication was given on the possible effects of the stress on the PHEMT small-signal parameters. For instance, in [8] 2 GHz contours in the -plane are compared before and after the stress, while other studies were concerned about the degradation of the device power output. We have recently reported on HE-induced instabilities of PHEMT -parameters measured up to 50 GHz and their correlation with the dc effects of the stress [17] . This point has a big practical relevance, since it gives indications on the possibility of limiting the study of device hot electron degradation to the relatively cheap and quick dc characterization. In addition to this, this paper provides a study of long-term recovery of stressed devices that leads us to a new interpretation of the experimental results and completes the preliminary picture drawn in [17] with a detailed discussion of possible degradation mechanisms. Moreover, we investigate here for the first time the quantitative dependence of the HE-induced degradation on the bias point where the PHEMT's are stressed, another topic which was never studied systematically so far.
In the next section, we give a description of the PHEMT's under test and illustrate the stress conditions and the characterization techniques adopted. Section III presents the experimental results, that are discussed in Section IV, and finally we draw a few conclusions in Section V.
II. EXPERIMENTS
The devices under test are Al Ga As/In Ga As/GaAs PHEMT's designed and fabricated at IMEC for millimeter-wave low-noise applications. The layer structure features, from bottom to top, a 1-m thick undoped GaAs buffer, 13-nm undoped In Ga As channel, 5-nm undoped Al Ga As spacer, Si -doping cm lightly doped cm 30-nm Al Ga As Schottky layer, and 40-nm n cm GaAs cap. The PHEMT's have 0.25-m long, 100-m wide, T-shaped Ti/Pt/Au gates patterned by -beam lithography. The gate is slightly offset toward the source so that the gate-source and gate-drain spacings are about 0.5 and 1 m, respectively. The gate recess is formed using a nonselective wet etch; consequently, the gate-source and gate-drain access regions are almost entirely covered by the cap layer. The ohmic contact metallization is Au/Ge/Ni/Au. A schematic cross section is shown in Fig. 1 layer of SiN deposited at 250 C in 25 min by PECVD. The layer deposition conditions were optimized for minimal stress; on 2-in Si wafers the nitride induced stress was measured to be slightly compressive dyn/cm The index of refraction and dielectric constant of SiN were determined to be 1.86 and 7, respectively. The devices feature a maximum extrinsic of about 600 mS/mm and unity current gain cutoff frequency around 70 GHz. The gate-drain and gate-source breakdown voltages, measured at 1 mA/mm leakage current, are and V, respectively. The PHEMT's were repeatedly characterized on-wafer using a Cascade coplanar probe station both for dc characteristics and -parameters. During the characterization the drain voltage never exceeded 3 V; the samples showed no degradation following the characterization steps and excellent long-term stability. We used an HP-4142 for the dc measurements, while the rf characterization up to 50 GHz was carried out using an HP-8510B network analyzer.
In order to investigate possible HE-related instabilities, we performed room-temperature, dc, high drain bias, on-state accelerated stress experiments. Since high temperatures are known to inhibit electron heating due to enhanced phonon scattering, low temperatures represent a worst case condition for HE reliability; moreover, by limiting the device temperature at the value dictated by self-heating, it is possible to isolate hot electron effects from other degradation mechanisms that are accelerated by high temperatures (e.g., contact metal migration). Different bias conditions have been used for the stress, with ranging from 3.2-6 V, as will be illustrated in the following section. The presence of electron heating and impact ionization at a drain voltage just exceeding 3 V is testified by the typical bell shape of the -curve (see, for instance, [12] ): when the dominant contribution to the reverse gate current is the flow of holes generated by impact ionization in the channel, the magnitude of increases with at low gate bias, due to the increase of channel electron concentration, but decreases at high because of the reduction of the peak longitudinal electric field (roughly proportional to
Since we found out that most of the change of the device characteristics takes place in the first seconds or minutes of stress, we generally set the stress duration at 5 min. Fig. 2 shows PHEMT output characteristics before and after a 5-min stress at V, V. The stress produces a relevant drain current increase in the whole bias plane. This is due to a reduction of the device threshold voltage , as illustrated by Fig. 3 , where we plotted, as a function of , the transconductance measured both in the linear and saturation region, before and after the stress. The curves are not distorted at all by the stress, and simply shift by about 65 mV in the negative direction. Even though the stress is performed at room-temperature, self-heating may result in much higher channel temperatures, due to the high thermal resistivity of GaAs. It is thus important to ascertain whether or not self-heating plays a role in the observed device instability. With this aim in mind, we have stressed two devices placed close to each other on the same wafer under different bias conditions corresponding to the same value of the dissipated power. The low drain bias stress condition A ( V, V) yielded no shift, while a stress at high drain bias point B ( V, V) produced a mV, even though both conditions correspond to the same dissipated power of 80.3 mW. It was thus demonstrated that the change of must not be ascribed to device self-heating.
III. RESULTS

A. Effects of the Stress on the dc Characteristics
Moreover, temperature-and bias-accelerated interdiffusion processes such as "gate sinking" [18] , would be very hard to imagine under the present short-time, room-temperature, low-gate current density stress conditions.
A partial recovery generally takes place after the stress is over, as shown by Fig. 4 . Here we have reported the values of ten devices before the stress, after a 5-min stress under various bias conditions, and after a few weeks of device storage (with no bias applied) at room temperature. There is a tendency of to increase slightly during this storage; however, the initial value of the threshold voltage is never recovered.
B. Effects of the Stress on the rf Characteristics
At microwave and millimeter-wave frequencies, the shift of the curves shown in Fig. 3 reflects into a variation of the device gain , as shown in Fig. 5 , where we plotted the dependence of the magnitude of measured at 20 GHz, both for V and V. Since at V the hot electron treatment results in an increase of the transconductance (Fig. 3) , increases after the stress (Fig. 5) . On the contrary, at V is lower after the stress (see Fig. 3 ), and decreases accordingly (Fig. 5 ). The reduction of obviously implies a decrease of the device current and power gains; for instance, at V, V the unity current gain cutoff frequency decreases from 71 GHz to 66 GHz, the maximum frequency of oscillation from 105 GHz to 90 GHz. Fig. 6 illustrates the frequency dependence of the magnitude of , measured at V, V, both before (solid line) and after (dashed line) the stress of Fig. 2 . Also at rf, as was the case for the dc results, the device degradation can be simply described as a decrease. In order to demonstrate this statement, we measured the poststress -parameters adjusting in such a way as to get the same drain current we had before the stress at V (thus compensating the stress-induced shift); under these conditions (Fig. 6, crosses) practically does not change after the stress. This means that from a practical standpoint the device behavior will or will not change after the stress depending on the kind of circuitry that sets the PHEMT bias point: in particular, a biasing arrangement whereby the device drain current is kept constant (which has also the advantage of overcoming the issue of the dispersion of among nominally identical devices) will automatically compensate the and therefore minimize the stress effect, both at dc and rf.
C. Stress Bias Dependence of the Degradation
We performed 5-min stress experiments on a set of devices using different values of drain and gate bias so as to cover a range of spanning from 3 V to 6 V. One may expect to be a good accelerating factor for the hot electron stress because, as we pointed out above, a simplified device model predicts a linear relationship between the drain-gate bias and the peak longitudinal electric field in the channel, which is directly related to electron heating and impact ionization.
The results summarized by Fig. 7 support this statement. Although a little noisy (but one should consider that each point in Fig. 7 corresponds to a different device, hence some scatter must be expected simply as a consequence of the process tolerances) the data show a roughly linear dependence between and the drain-gate stress voltage (i.e., the channel longitudinal electric field). The relationship with the gate leakage current (that has a strongly nonlinear dependence on instead has more of an exponential nature (i.e., is approximately proportional to the logarithm of IV. DISCUSSION A fully recoverable threshold voltage decrease following hot electron stress tests performed on commercial devices was reported in [9] , [10] .
was attributed to a build-up of positive charge in the semiconductor region underneath the gate, namely a compensation of trapped electrons by some of the holes generated by impact ionization in the channel and flowing toward the gate. This interpretation was consistent with the results of high temperature storage tests, that yielded an activation energy for which supported the hypothesis of charge exchange by DX-centers in the AlGaAs [9] .
Although the results presented in this work share some features with the findings of [9] , they require a more articulate interpretation. In particular, positive charge trapping in the AlGaAs layer cannot be the only degradation mechanism taking place here, since it could produce only a temporary change of once the stress is over, the charge distribution in the deep levels must get back to the equilibrium conditions in a matter of hours or days, as found in [9] .
Nevertheless, this kind of phenomenon can account for the (small) temporary portion of that ranges between 5 mV and 10 mV (see Fig. 4 ). We observed a slight 10 mV) decrease of also after a 36 h high temperature 180 C storage performed on some of the devices. This finding supports the hypothesis that deep levels under the gate may contribute to the observed device degradation; in this case thermally activated electron detrapping is responsible for the threshold voltage change. It is worth pointing out that the modest amount of shift that can be attributed to deep levels is consistent with the -doped nature of the AlGaAs layer, which reduces the number of DX defects [19] , [20] : higher concentrations of deep levels, hence larger recoverable shifts, should be expected in the case of uniform, high doping donor layer.
As far as the permanent part of is concerned, we believe that hole trapping at the interface between the gate metal and the AlGaAs or in the very thin oxide interface layer (always present in Schottky contacts unless they are deposited in situ on cleaved semiconductor surfaces) is the degradation mechanism to be blamed, in a way similar to that of Silicon MOSFET's undergoing hot electron stressing.
As briefly anticipated above, the positive charge storage (whether temporary or permanent) that gives rise to may originate either from capture of some of the holes that are generated by impact ionization in the channel and flow toward the gate, or from field-aided tunneling of electrons out of the traps, or from a combination of the two. The study of the dependence of on the stress bias described in Section II, where we saw that the shift scales linearly with the draingate bias used during the stress, suggests that the degradation mechanism is connected with the electric field more than with the gate current: if the dominant mechanism leading to positive charge storage were the capture of some of the holes flowing to the gate, we would expect a linear dependence of on , which is not the case. However, one should keep in mind that the hole flow from the channel to the gate due to impact ionization is not the only component of the gate current (the other being the ordinary reverse bias gate-drain leakage); it is therefore possible that both the field and the gate current contribute to the change. In order to get a better understanding of the physics of device degradation we measured the device threshold voltage and gate leakage current after a series of subsequent stress steps at V, V (resulting in a total stress time of 1 h), and kept monitoring these quantities from time to time after the stress was over. The time dependence of is shown in Fig. 8 , where we notice that: 1) shifts almost entirely in the first seconds of the stress; 2) as the stress goes on, saturates and eventually starts being recovered s); and 3) the recovery proceeds after the end of the stress s) and appears to be over for times in the range of 10 -10 s. The second point deserves a few words of explanation, since the degradation mechanism proposed above for the temporary part of cannot account for a recovery that takes place during the stress itself. The answer lies in the presence of some "breakdown walkout" during our stress experiment, as demonstrated by the decrease (not shown here), with increasing stress time, of both the drain and gate current measured at the stress bias point V, V). This phenomenon was observed on different PHEMT samples [12] , [15] , and is thought to be due to electron trapping at the surface of the gate-drain access region giving rise to a decrease of the peak electric field in the channel; this reduces the impact ionization rate, therefore and decrease. So, due to "breakdown walkout" both the mechanisms that we have indicated above as possible reasons for the storage of positive charge in deep traps under the gate, namely the electric field and the gate current, decrease with time during our stress, until a condition is reached where hole release becomes dominant, and recovery begins.
The behavior of the gate leakage current is pretty much the same as that of as illustrated by Fig. 9 , except that its recovery is practically complete. Thus, it is reasonable to link the temporary part of with the increase of gate leakage, whereas the permanent portion of the shift is not accompanied by any relevant change relative to the pre-stress conditions. This observation supports the interpretation given above of the recoverable being due to positive charge storage in deep centers of the AlGaAs layer, since an increase of the positive charge concentration in the AlGaAs results in an enhanced conduction band bending underneath the gate, which in turn produces an increase of the tunneling component of the gatedrain leakage. The data of Fig. 10 provide this theory with further support: after 5 min of the stress of Figs. 8 and 9 not only the gate leakage has increased (dashed line) with respect to the pre-stress situation (solid line), but its dependence has turned into a nice exponential, which indicates that the tunneling component is at this stage dominant. Once the trapped positive charge has been released and the recovery is over (crosses), the points sit again on top of the pre-stress curve.
Finally, we draw further indications that the observed degradation mode is due to charge accumulation effects below the gate, and not to surface-related phenomena, from similar HE experiments performed on InP HEMT's. We have observed shifts in nonpassivated devices [21] , whereas a change of the device surface condition in SiN-passivated HEMT's produces a totally different degradation mode, namely, a transconductance and rf gain compression at high [22] , [21] . We may thus conclude that the SiN passivation of the PHEMT's studied here does not play a role in the HE degradation process.
V. CONCLUSIONS
In this paper, we have shown results of hot electron stress experiments performed on GaAs-based pseudomorphic HEMT's designed for low noise applications at millimeterwave frequencies. The dc effect of the stress is a reduction of the device threshold voltage; a small fraction of the shift turned out to be temporary, most of it was permanent. No additional degradation mode was observed at frequencies up to 50 GHz. The degradation of device performance, therefore, will largely depend on the operating bias point, and on the bias circuitry adopted; in particular, it was demonstrated that a bias circuit that provides a constant current drive will minimize the impact of the variation. The devices were stressed under a wide range of bias conditions, and we found a roughly linear dependence of the degradation shift) on the gate-drain voltage used during the stress, i.e., on the channel peak electric field. The experimental results can be explained assuming that the hot electron stress leads to hole accumulation in deep traps of the AlGaAs underlying the gate (which accounts for the temporary part of the shift), and in the interface/oxide layer between the gate metal and the semiconductor (permanent portion of the shift). The positive charge storage may come either from field-enhanced electron detrapping, or from capture of holes generated by impact ionization in the channel.
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